Silicon verification engineer
RedmondRandstad
...UVM verification environment, including agents and scoreboards. Write test plans and execute them by developing tests, test generators, test benches, checkers, coverage, and other verification collateral. Perform tests on RTL and Gate Level Netlists, debug failures to identify root causes, and suggest fixes. Provide support for [...]
Category Engineering & Architecture